INTRODUCTION
A system of electronics has been developed to allow the capture and recording of relatively fast, low-amplitude analog events. The heart of the system is a dual 455-cell analog shift register charge-coupled device, Fairchild CCD321ADC-3. The CCD is operated in a dual clock mode. The input is sampled at a selectable clock rate of .25-20 MHz. The stored analog data is then clocked out at a slower rate, typically about .25 MHz. The time base expansion of the analog data allows for analog-to-digital conversion and memory storage using conventional medium-speed devices. The digital data is sequentially loaded into a static RAM and may then be block transferred to a computer.
The analog electronics are housed in a single-width NIM module, and the RAM memory in a single-width CANAC module. Each pair of modules provides six parallel channels. Cost is about $200.00 per channel.
Applications are described for ionization imaging (TPC, IRC) and long-drift calorimetry in liquid argon.
The design of this system was motivated by a preliminary design by C. Rubbia, and profited from the study of a prototype built by L. Holcomb and Rubbia at Harvard University.
DESIGN CONSIDERATIONS
Data gathering systems that operate at relatively high speeds often tend to become expensive and cumbersome to operate. Furthermore, the total data throughput of such systems often tends to be low. The charge storage capabilities of the CCD render possible new approaches to the solution of these problems. The CCD can be operated in a dual clock mode, allowing time base expansion of the analog data. This feature is the cornerstone of the present design. It allows the use of medium-speed circuitry following the CCD. This simplifies the design and keeps the system cost low.
In order to accommodate large total data throughput, the digital data must be stored locally in an autonomous manner, requiring little interaction with the host computer. Efficient transfer of the locally recorded digital data from a complete event to permanent record or to the processing facility warrants the use of block transfer techniques. dc level shift (5V) necessary for signal injection to the CCD. The dynamic signal feedthru of the CCD is 2V p-p. Better signal fidelity is maintained, however, if the CCD output modulation is limited to 1V p-p. Signal bandwidth of the CCD is 5 MHz.
During normal operation the sample clock is free-running, so that the input signal ripples continuously through the CCD. When an event trigger arrives, the sample clock is disabled, and an ISC signal is transmitted to the CAMAC memory module announcing that the input sample is complete. The complete event is thus stored in the CCD when the trigger arrives. This pre-trigger recording feature is necessary to avoid signal distortion in the CCD output due to fast sample clock start up. An ARM signal from the CAMAC module is generated upon command or, optionally, upon completion of data conversion. The input sample clock is gated on at this time, initiating data taking by the CCD. The input sample clock should be established at least 30psec before the next event trigger to avoid the aforementioned signal distortion.
The accompanying photos illustrate the basic performance of the NIM module circuit. Especially to be noted is Photo 7 which shows evidence of cornering spikes. These disturbances, due to the serpentine layout of the cells within the CCD, can appear at the device output. Their presence is usually not significant and is often eliminated by proper adjustment of a CCD bias level (V R) VR adjustments are provided for each channel.
The possibility of using a slower A/D converter in the system was explored during testing of the prototype (Photos 5 and 6). The dark current buildup characteristics became dramatic, but still largely correctable. This approach was abandoned, however, because the dark currents were observed to be very sensitive to temperature. Temperature sensitivity is not as apparent when using a faster A/D converter. After the third data block is read or upon discrete command, an ARM signal is transmitted to the NIM module. The fast sample clock is gated to the CCD's at this time.
Several wiring options have been provided on the CAMAC module for versatility in system configuration.
The function codes pertinent to the CAMAC module are as follows:
Read digital memory contents for data block 1, 2, or 3. Data block preset by F(16) command. This command is executed N times to fully read a data block. There are three basic adjustments per channel. The input level adjustment accommodates various input ranges and various levels of CCD insertion gain. The level of the analog reference input (VR) to the CCD affects signal charge injection and optimizes the dynamic range of signal feedthru. An adjustable offset to A2 nulls out the dc bias level of the CCD output which shifts with VR and sample clock rate.
Clear LAM.
Clear Module and send ARM pulse to NIM module. Set up memory block number (1, 2, or 3) for block transfer read.
APPLICATIONS
The CCD system presents a unique facility for high resolution recording of fast analog events and covers a multiplicity of applications. Other specific applications for this system have arisen in the electron cooling project and in several designs for tracking detectors in high energy physics experiments.
Ionization Imaging Using Visual CCD Array
In the electron cooling project, we anticipate using the CCD system for beam profile measurement (see Fig. 2 ). Electrons are ionized from either residual gas or a Mg jet. They are accelerated by an -15 kV grid assembly toward a 2048 cell, 2" long linear visual CCD array (2 Reticon RL 1024S). The profile of the ionization is preserved by a parallel B field (Helmholtz pair). The CCD's are prepared with minimum (-lpm) protective film over the active diode layer, so that a 15 kV electron penetrates to the diode layer and produces an 1000 charge gain. After many such ionizations, the charge profile in the CCD array is proportional to the beam profile producing the ionization.
After -lmsec of electron accumulation, the electrons are blocked by a suppressor grid, and the charge in the visual CCD array is transferred into the CCD's of the NIM module. The visual array is clocked at 1 MHz, so that the full 2" aperture fits into the 455 cells of the analog memory. Two arrays are read simultaneously, corresponding to horizontal and vertical views. The convert cycle then digitizes the two views and loads them into one block of RAM memory.
Total readout and conversion for one -1 msec "snapshot" of the beam profile requires -7msec. Each module can thus record three snapshots, separated by any desired time interval t > 7msec. By using several modules, we can record a "moving picture" of the collapse of the proton (or antiproton) beam during electron cooling. 
Drift Electron Imaging
A central problem for some future high energy physics experiment is the pattern recognition and track measurement of high multiplicity events. A promising approach to the problem is to drift the ionization electrons onto a high resolution collection plane, and to measure there the ionization image of the tracks as a sequence of "snapshots" in drift time (see Fig. 3 
